]. R. Baumann, Radiation-induced soft errors in advanced semiconductor technologies, IEEE Transactions on Device and Materials Reliability, vol.5, issue.3
DOI : 10.1109/TDMR.2005.853449

J. L. Autran, D. Taylor, &. Francis, P. Roche, J. L. Autran et al., Soft Errors: from particles to circuitsTechnology downscaling worsening radiation effects in bulk: SOI to the rescue Junctionless multigate fieldeffect transistor, IEEE International Electron Device Meeting (IEDM), pp.766-769, 2009.

J. P. Colinge, C. Lee, A. Afzalian, N. D. Akhavan, R. Yan et al., Nanowire transistors without junctions Junctionless Nanowire Transistor (JNT): Properties and Design Guidelines Reduced electric field in junctionless transistors Electrical characterization and modelling of high-performance SON DG MOSFETs, Proc. European Solid State Device Research Conf Proc. European Solid-State Device Research Conference (ESSDERC)Quantum short-channel compact model for the threshold voltage in Double-Gate MOSFETs with high-k permittivity gate dielectrics", J. Non-Crystalline Solids, pp.357-360, 1911.

D. Munteanu, J. L. Autran, S. Harrison, K. Nehari, O. Tintori et al., Compact model of the quantum short-channel threshold voltage in symmetric Double-Gate MOSFET, Molecular Simulation, vol.31, issue.12, pp.831-837, 2005.
DOI : 10.1016/0038-1101(93)90046-S

D. Hisamoto, FD/DG-SOI MOSFET-a viable approach to overcoming the device scaling limit, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), pp.429-432, 2001.
DOI : 10.1109/IEDM.2001.979528

D. Autran, S. Munteanu, and . Deleonibus, Experimental determination of the channel backscattering coefficient on 10-70 nm-metal-gate Double-Gate transistors, Solid State Electronics, vol.51, issue.4, pp.537-542, 2007.

D. Munteanu and J. L. Autran, Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices, Solid-State Electronics, vol.47, issue.7, pp.1219-1225, 2003.
DOI : 10.1016/S0038-1101(03)00039-X

J. L. Autran and D. Munteanu, Simulation of Electron Transport in Nanoscale Independent-Gate Double-Gate Devices Using a Full 2D Green's Function Approach, Journal of Computational and Theoretical Nanoscience, vol.5, issue.6, pp.1120-1127, 2008.
DOI : 10.1166/jctn.2008.2546

D. Munteanu and J. L. Autran, 3-D Numerical Simulation of Bipolar Amplification in Junctionless Double-Gate MOSFETs Under Heavy-Ion Irradiation, IEEE Transactions on Nuclear Science, vol.59, issue.4, pp.773-780, 2012.
DOI : 10.1109/TNS.2012.2184139
URL : https://hal.archives-ouvertes.fr/hal-01430092

D. Munteanu and J. L. Autran, Radiation sensitivity of junctionless double-gate 6T SRAM cells investigated by 3-D numerical simulation, Microelectronics Reliability, vol.54, issue.9-10, pp.2284-2288, 2014.
DOI : 10.1016/j.microrel.2014.07.079
URL : https://hal.archives-ouvertes.fr/hal-01430078

D. Munteanu, V. Ferlet-cavrois, J. L. Autran, P. Paillet, J. Baggio et al., Investigation of Quantum Effects in Ultra-Thin Body Single- and Double-Gate Devices Submitted to Heavy Ion Irradiation, IEEE Transactions on Nuclear Science, vol.53, issue.6, pp.3363-3371, 2006.
DOI : 10.1109/TNS.2006.886206

D. Munteanu, J. L. Autran, V. Ferlet-cavrois, P. Paillet, J. Baggio et al., 3D Quantum Numerical Simulation of Single-Event Transients in Multiple-Gate Nanowire MOSFETs, IEEE Transactions on Nuclear Science, vol.54, issue.4
DOI : 10.1109/TNS.2007.892284

D. Munteanu and J. L. Autran, Modeling and Simulation of Single-Event Effects in Digital Devices and ICs, IEEE Transactions on Nuclear Science, vol.55, issue.4, pp.1854-1878, 2008.
DOI : 10.1109/TNS.2008.2000957

D. Munteanu and J. L. Autran, 3-D Simulation Analysis of Bipolar Amplification in Planar Double-Gate and FinFET With Independent Gates, IEEE Transactions on Nuclear Science, vol.56, issue.4, pp.2083-2090, 2009.
DOI : 10.1109/TNS.2009.2016343
URL : https://hal.archives-ouvertes.fr/hal-01430111

M. Vinet, T. Poiroux, J. Widiez, J. Lolivier, B. Previtali et al., Bonded planar double-metal-gate NMOS transistors down to 10 nm, IEEE Electron Device Letters, vol.26, issue.5, pp.317-319, 2005.
DOI : 10.1109/LED.2005.846580

S. M. Jahinuzzaman, M. Sharifkhani, and M. Sachdev, An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.17, issue.9, pp.1187-1195, 2009.
DOI : 10.1109/TVLSI.2008.2003511

P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, Modeling the effect of technology trends on the soft error rate of combinational logic, Proceedings International Conference on Dependable Systems and Networks, pp.389-398, 2002.
DOI : 10.1109/DSN.2002.1028924