Skip to Main content Skip to Navigation
Journal articles

Electrical Instability in Pentacene Transistors with Mylar and PMMA/Mylar Gate Dielectrics Transferred by Lamination Process

Abstract : This study deals with electrical instability under bias stress in pentacene-based transistors with gate dielectrics deposited by a lamination process. Mylar film is laminated onto a polyethylene terephtha- late (PET) substrate, on which aluminum (Al) gate is deposited, followed by evaporation of organic semiconductor and gold (Au) source/drain contacts in bottom gate top contact configuration (Device 1). In order to compare the influence of the semiconductor/dielectric interface, a second organic tran- sistor (Device 2) which is different from the Device 1 by the deposition of an intermediate layer of po- lymethyl methacrylate (PMMA) onto the laminated Mylar dielectric and before evaporating pentacene layer is fabricated. The critical device parameters such as threshold voltage (VT), subthreshold slope (S), mobility (μ), onset voltage (Von) and Ion/Ioff ratio have been studied. The results showed that the recorded hysteresis depend on the pentacene morphology. Moreover, after bias stress application, the electrical parameters are highly modified for both devices according to the regimes in which the tran- sistors are operating. In ON state regime, Device 1 showed a pronounced threshold voltage shift asso- ciated to charge trapping, while keeping the μ, Ioff current and S minimally affected. Regardless of whether Device 2 exhibited better electrical performances and stability in ON state, we observed a bias stress-induced increase of depletion current and subthreshold slope in subthreshold region, a sign of defect creation. Both devices showed onset voltage shift in opposite direction.
Complete list of metadatas

https://hal-amu.archives-ouvertes.fr/hal-01452633
Contributor : Im2np Bibliométrie <>
Submitted on : Thursday, February 2, 2017 - 9:39:47 AM
Last modification on : Thursday, March 15, 2018 - 4:56:07 PM

Links full text

Identifiers

Collections

Citation

A. K. Diallo, D. Kobor, M. Pasquinelli. Electrical Instability in Pentacene Transistors with Mylar and PMMA/Mylar Gate Dielectrics Transferred by Lamination Process. Journal of Applied Mathematics and Physics (JAMP), Scientific Research Publishing, 2016, pp.1202-1209. ⟨10.4236/jamp.2016.47125⟩. ⟨hal-01452633⟩

Share

Metrics

Record views

127