N. Loubet, T. Adam, Q. Raymond, K. Liu, R. Cheng et al., Ultra-low resistivity in-situ phosphorus doped Si and SiC epitaxy for source/drain formation in advanced 20nm n-type field effect transistor devices, Thin Solid Films, vol.520, issue.8, pp.3149-3159, 2012.
DOI : 10.1016/j.tsf.2011.10.106

J. M. Hartmann, V. Benevent, A. André, C. Sirisopanaporn, M. Veillerot et al., Very Low Temperature (Cyclic) Deposition / Etch of In Situ Boron-Doped SiGe Raised Sources and Drains, ECS Journal of Solid State Science and Technology, vol.3, issue.11, pp.382-390, 2014.
DOI : 10.1149/2.0161411jss

M. Labrot, F. Cheynis, D. Barge, P. Müller, and M. , Low thermal budget for Si and SiGe surface preparation for FD-SOI technology, Applied Surface Science, vol.371, pp.436-446, 2016.
DOI : 10.1016/j.apsusc.2016.02.228
URL : https://hal.archives-ouvertes.fr/hal-01455001

M. Knotter, Handbook for Cleaning for Semiconductor Manufacturing: Fundamentals and Applications, p.2011

W. W. Wu, S. L. Cheng, S. W. Lee, and L. J. Chen, Enhanced growth of low-resistivity NiSi on epitaxial Si[sub 0.7]Ge[sub 0.3] on (001)Si with a sacrificial amorphous Si interlayer, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol.21, issue.5, pp.2147-2150, 2003.
DOI : 10.1116/1.1609472

Z. Ma, J. Chen, Z. Liu, J. Krick, Y. Cheng et al., Suppression of boron penetration in p/sup +/ polysilicon gate P-MOSFETs using low-temperature gate-oxide N/sub 2/O anneal, IEEE Electron Device Letters, vol.15, issue.3, pp.109-111, 1994.
DOI : 10.1109/55.285386