A 0.40 pJ/cycle 981 μm2 Voltage Scalable Digital Frequency Generator for SoC Clocking - Archive ouverte HAL Access content directly
Conference Papers Year :

A 0.40 pJ/cycle 981 μm2 Voltage Scalable Digital Frequency Generator for SoC Clocking

(1, 2) , (2) , (3) , (2, 1) , (2) , (1)
1
2
3

Abstract

This work presents a compact voltage and frequency scalable clock generator for low-power digital SoC clock-ing. Named Direct Digital Sampling and Synthesis (DDSS), the open-loop generator implemented in 28 nm FD-SOI operates from 0.45 V to 1.1 V with measured jitter from 2.0% to 5.1% UI. Its low power consumption of 0.40 pJ/cycle at 57 MHz 0.5 V combined with the ability to perform fast frequency changes makes this circuit an alternative to PLLs for fast Dynamic Voltage and Frequency Scaling (DVFS) strategies in low power SoCs.
Fichier principal
Vignette du fichier
A-SSCC2017.pdf (1.39 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01788358 , version 1 (09-05-2018)

Identifiers

  • HAL Id : hal-01788358 , version 1

Cite

Martin Cochet, Sylvain Clerc, Fady Abouzeid, Guénolé Lallement, Philippe Roche, et al.. A 0.40 pJ/cycle 981 μm2 Voltage Scalable Digital Frequency Generator for SoC Clocking. 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC 2017), Nov 2017, Seoul, South Korea. ⟨hal-01788358⟩
70 View
146 Download

Share

Gmail Facebook Twitter LinkedIn More