Skip to Main content Skip to Navigation
Journal articles

A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train

Abstract : Hardware-in-the-loop (HIL) test provides a time saving and safe environment for testing high-power electronic systems. But the main difficulty for the HIL test of power electronic system lies on the modeling of the complex and highpower system. This paper proposes a modeling method of the electrical system of high-speed train. With this method, the HIL test platform using field-programmable gate array boards is built. Besides, in order to meet the computing power requirement of the system modeling, we simulate the whole system using two dSPACE simulators and inside each dSPACE simulator, a multiprocessor system is achieved through Gigalink connection. The whole HIL system can be used to evaluate both the hardware and software performance of traction control unit and auxiliary control unit. The HIL results under steady state and transient conditions demonstrate modeling accuracy and provide a detailed insight into its development.
Complete list of metadata

https://hal-amu.archives-ouvertes.fr/hal-02004131
Contributor : Zhongliang Li <>
Submitted on : Friday, February 1, 2019 - 3:39:54 PM
Last modification on : Thursday, June 3, 2021 - 2:50:04 PM

Identifiers

Citation

Chen Liu, Xizheng Guo, Rui Ma, Zhongliang Li, Franck Gechter, et al.. A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train. IEEE Transactions on Transportation Electrification, Institute of Electrical and Electronics Engineers, 2018, 4 (4), pp.912-921. ⟨10.1109/TTE.2018.2866696⟩. ⟨hal-02004131⟩

Share

Metrics

Record views

178