N. Aggarwal and P. Ranganathan, Configurable isolation: building high availability systems with commodity multi-core processors, Acm Sigarch, vol.35, pp.470-481, 2007.

T. M. Austin, DIVA: A reliable substrate for deep submicron microarchitecture design. In: 32nd Annual Int, Symp. on Microarchitecture, 1999.

S. Benmoussa and M. A. Djeziri, Remaining useful life estimation without needing for prior knowledge of the degradation features, IET Science, Measurement & Technology, vol.11, issue.8, pp.1071-1078, 2017.

D. S. Pattipati, K. R. Raghavan, V. Shakeri, M. Shrestha, and R. , Multi-Signal Flow Graphs: A Novel Approach for System Testability Analysis and Fault Diagnosis. IEEE Aerospace and Electronic Systems Magazine, vol.10, pp.14-25, 1995.

O. Djedidi, M. A. Djeziri, and N. K. Sirdi, DataDriven Approach for Feature Drift Detection in Embedded Electronic Devices, IFAC-PapersOnLine, vol.51, issue.24, pp.1024-1029, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01869747

M. Djeziri, T. B. Nguyen, S. Benmoussa, and N. Sirdi, Fault prognosis based on physical and stochastic models, European Control Conference, pp.2269-2274, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01490152

J. Feng, P. Kvam, and Y. Tang, Remaining useful lifetime prediction based on the damage-marker bivariate degradation model: A case study on lithiumion batteries used in electric vehicles, Engineering Failure Analysis, vol.70, pp.323-342, 2016.

N. Foutris, M. Psarakis, D. Gizopoulos, A. Apostolakis, X. Vera et al., MT-SBST: Selftest optimization in multithreaded multicore architectures, Proceedings -International Test Conference, pp.1-10, 2010.

E. H. Fung, Y. Wong, H. Ho, and M. P. Mignolet, Modelling and prediction of machining errors using ARMAX and NARMAX structures, Applied Mathematical Modelling, vol.27, issue.8, pp.611-627, 2003.

D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, S. K. Hari et al., Architectures for online error detection and recovery in multicore processors, 2011.

. Design, Automation & Test in Europe, issue.c, pp.1-6

S. Hong and H. Kim, An integrated GPU power and performance model, In: ACM SIGARCH Computer Architecture News, vol.38, issue.10, p.280, 2010.

C. Lafrieda, E. Ipek, J. F. Martínez, and R. Manohar, Utilizing dynamically coupled cores to form a resilient chip multiprocessor, Proceedings of the International Conference on Dependable Systems and Networks, pp.317-326, 2007.

M. L. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve et al., Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design, SIGOPS Oper. Syst. Rev, vol.42, issue.2, pp.265-276, 2008.

A. Meixner, M. E. Bauer, and D. Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, 40th Annual IEEE/ACM International Symposium on Microarchitecture, pp.210-222, 2007.

S. S. Mukherjee, M. Kontz, and S. K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, 29th Annual International Symposium on Computer Architecture, pp.99-110, 2002.

T. B. Nguyen, M. Djeziri, B. Ananou, M. Ouladsine, and J. Pinaton, Fault prognosis for batch production based on percentile measure and gamma, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01479265

, Proc. of the Int. Conf. on Integrated Modeling and Analysis in Applied Control and Automation, 2019.

. Bruzzone, Dauphin-Tanguy and Junco Eds process: Application to semiconductor manufacturing, Journal of Process Control, vol.48, pp.72-80

P. Racunas, K. Constantinides, S. Manne, and S. S. Mukherjee, Perturbation-based fault screening, Proceedings -International Symposium on HighPerformance Computer Architecture, pp.169-180, 2007.

J. Sheppard, Maintaining diagnostic truth with information flow models, Conference Record. AUTOTESTCON '96, pp.447-454, 1996.

S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems -ASPLOS-XII, vol.41, p.73, 2006.

A. Steininger, Testing and built-in self-test -A survey, Journal of Systems Architecture, vol.46, issue.9, pp.721-747, 2000.

F. W. Wang, J. Y. Shi, and L. Wang, Method of diagnostic tree design for system-level faults based on dependency matrix and fault tree, 2011 IEEE 18th International Conference on Industrial Engineering and Engineering Management, vol.2, pp.1113-1117, 2011.

N. J. Wang and S. J. Patel, ReStore: Symptombased soft error detection in microprocessors, IEEE Transactions on Dependable and Secure Computing, vol.3, issue.3, pp.188-201, 2006.

G. Zhang, Optimum Sensor Localization/Selection In A Diagnostic/Prognostic Architecture, 2005.

, Proc. of the Int. Conf. on Integrated Modeling and Analysis in Applied Control and Automation, 2019.